Advancing Coherent Connectivity With CXL

Moderator: Richelle Alvers (Intel)

Presented by: Sandeep Dattaprasad (Astera Labs), Steve Scargall (MemVerge), Gerry Fan (XConn Technologies)

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.
About the Moderator

Richelle Ahlvers

Richelle is a Storage Technology Enablement Architect at Intel, where she promotes and drives enablement of new technologies and standards strategies. Richelle has spent over 25 years in Enterprise R&D teams in a variety of technical roles, leading the architecture, design and development of storage array software, storage management software user experience projects including mobility, developing new storage industry categories including SAN management, storage grid and cloud, and storage technology portfolio solutions.

Richelle has been engaged with industry standards initiatives for many years and is actively engaged with many groups supporting manageability including SNIA, DMTF, NVMe, OFA and UCIe. She is Vice-Chair of the SNIA Board of Directors, Chair of the Storage Management Initiative, leads the SSM Technical Work Group developing the Swordfish Scalable Storage Management API, and has also served as the SNIA Technical Council Chair and been engaged across a breadth of technologies ranging from storage management, to solid state storage, to cloud, to green storage. She also serves on the DMTF Board of Directors as the VP of Finance and Treasurer.
About the Panelists

Sandeep Dattaprasad is a Senior Product Manager at Astera Labs with 15+ years of experience in semiconductor, software diagnostic tools, developing security strategies and firmware development for complex SoC product lines including Compute Express Link™ products, SAS RAID controllers, SAS expanders and PCIe® switches. He is also a contributing member of the CXL Consortium.

At Astera Labs, Sandeep focuses on driving product strategy for new market segments by translating data center bottlenecks into profitable and competitive hardware and software product roadmaps using CXL technology.

Sandeep Dattaprasad
Senior Product Manager,
Astera Labs
Gerry Fan is the founder of XConn Technologies, world leader of CXL/PCIe switch silicon manufacturer. He has spent 30 years of his career in ASIC product development. Prior to founding XConn, Gerry held both engineering R&D and management positions in Broadcom, Marvell, Cisco and a few successful startups. He went to Boston University for MS in EE.

Gerry Fan
Founder, Xconn Technologies
About the Panelists

Steve Scargall, Senior Product Manager and Software Architect, MemVerge, delivering software-defined memory solutions using Compute Express Link (CXL) devices. Steve works with industry leaders in the CXL hardware vendor, Original Equipment Manufacturers (OEMs), Cloud Service Providers (CSPs), Enterprise, and System Integrator spaces to architect cutting-edge solutions.

Steve holds a bachelor’s degree in BSc Applied Computer Science and Cybernetics from the University of Reading, UK. He has made significant contributions to the SNIA NVM Programming Technical Work Group, PMDK, NDCTL, IPMCTL, and other memory-centric open-source projects. Steve is the author of "Programming Persistent Memory: A Comprehensive Guide for Developers".

Steve Scargall
Senior Product Manager and Software Architect, MemVerge
CXL Overview

**Challenges**
- Industry trends driving demand for faster data processing and next-gen data center performance
- Increasing demand for heterogeneous computing and server disaggregation
- Need for increased memory capacity and bandwidth
- Lack of open industry standard to address next-gen interconnect challenges

**CXL**
An open industry-supported cache-coherent interconnect for processors, memory expansion and accelerators

**Coherent Interface**
Leverages PCIe with 3 mix-and-match protocols

**Low Latency**
Cache and Memory targeted at near CPU cache coherent latency

**Asymmetric Complexity**
Eases burdens of cache coherent interface designs
CXL Protocol Overview

- Builds upon PCI Express® physical and electrical interface
  - Existing PCIe devices such as storage products can leverage CXL.io
- CXL transaction layer has three dynamically multiplexed sub-protocols

**CXL.io**
- PCIe Discovery, configuration, interrupts, etc
  - DMA
  - Interrupts (MSI/MSIX)
  - SR-IOV, ACS, ATS etc.
  - NVMe

**CXL.cache**
- Device access to processor memory

**CXL.mem**
- Processor access to device attached memory
Representative CXL Usages

Type 1: Caching Devices / Accelerators
- Processor
- DDR
- CXL
  - CXL.io
  - CXL.cache
- Accelerator
- NC
- Cache
- PGAS NIC
- NIC atomics

Type 2: Accelerators with Memory
- Processor
- DDR
- CXL
  - CXL.io
  - CXL.cache
  - CXL.memory
- Accelerator
- HBM
- Cache
- GP GPU
- Dense computation

Type 3: Memory Buffers
- Processor
- DDR
- CXL
  - CXL.io
  - CXL.memory
- Memory Buffer
- Memory
- Memory
  - Memory BW expansion
  - Memory capacity expansion
  - Storage class memory
# CXL Specification and Features

<table>
<thead>
<tr>
<th>Features</th>
<th>CXL 1.0 / 1.1</th>
<th>CXL 2.0</th>
<th>CXL 3.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Release date</td>
<td>2019</td>
<td>2020</td>
<td>1H 2022</td>
</tr>
<tr>
<td>Max link rate</td>
<td>32GTs</td>
<td>32GTs</td>
<td>64GTs</td>
</tr>
<tr>
<td>Flit 68 byte (up to 32 GTs)</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Flit 256 byte (up to 64 GTs)</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Type 1, Type 2 and Type 3 Devices</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Memory Pooling w/ MLDs</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Global Persistent Flush</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>CXL IDE</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Switching (Single-level)</td>
<td></td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Switching (Multi-level)</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Direct memory access for peer-to-peer</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Symmetric coherency (256 byte flit)</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Memory sharing (256 byte flit)</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Multiple Type 1/Type 2 devices per root port</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Fabrics (256 byte flit)</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
</tbody>
</table>
CXL 1.1/2.0/3.0 Memory Expansion

Direct-Attached Use Cases

Memory Expansion

Memory Pooling

BENEFITS

- Provides lower latency
- Lower power
- Lower cost

Compute Express Link™ and CXL™ are trademarks of the Compute Express Link Consortium.
CXL 2.0 for Heterogeneous Systems

- CXL 2.0 capabilities supports heterogeneous systems
  - Supports systems with Type1, Type2 & Type3 CXL devices
  - CXL.io semantics supports NVMe storage devices facilitating Tiered memory
  - Fabric manager used for configuration & management of composable memory and storage applications
  - Cache coherency improves compute efficiency at higher bandwidth and lower latency
  - Supports SR-IOV MR-IOV use cases on traditional PCIe devices
CXL Switch Attached SSD

Optimizing SSD Performance
Memory/Storage Hierarchy

- Fast
  - Expensive
  - Low latency
  - Not Persistent

- Slow
  - Cheap
  - High latency
  - Persistent

*Hot Chips 34*
CXL Switch Enables Tiered SSDs with low latency and high capacity
Software and Fabric Manager
What is a Fabric Manager?

- Fabric Manager (FM) is a conceptual term
- FM refers to the application–specific logic for:
  - Composing systems
  - Allocating pooled resources
  - Managing platforms, etc
- Can live anywhere & everywhere
  - Host BMC/IPU/DPU
  - Management software running on a host OS
  - Switch Firmware
  - Endpoint Device Firmware
  - Appliance or JBOM
- Communication can be in-band or out-of-band using a dedicated management Ethernet network.
What is a Fabric Manager?

- The FM framework is flexible by design
- FM building blocks enable a wide variety of deployment use cases
  - Enterprise Data Center, Embedded, Automotive, Hyperscaler, etc..
- Most management capabilities and features are optional to allow flexibility for the environment
- Advanced operations require using the Fabric Management
  - Provisioning logical devices from MLDs & DCDs
  - Configuring switch ports to host, endpoints (JBOM/Appliances), or another switch
  - Security Operations
  - Firmware Updates
  - etc.
CXL Orchestration and Management Made Easy

- REST APIs can be built using the Fabric Manager
  - DMTF RedFish
  - MemVerge Memory Machine
- OS Tools
  - Linux: cxl & daxctl
- Data Center Infrastructure Management (DCIM) Software with CXL Module/Plugin integration
Please take a moment to rate this session.

Your feedback is important to us.
Backup