The introduction of CXL has significantly advanced the enablement of memory disaggregation. Along with disaggregation has risen the need for reliable and effective ways to transparently tier data in real time between local direct attached CPU memory and CXL pooled memory. While the CXL hardware level elements have advanced in definition, the OS level support, drivers and application APIs that facilitate mass adoption are still very much under development and still in discovery phase. Even though memory tiering presents new challenges, we can learn a great deal from the evolution of storage from direct attached to storage area networks, software defined storage and early disaggregated/composable storage solutions such as NVMe over fabrics. Presented from the viewpoint of a real time block storage tiering architect with products deployed in more than 1 million PCs and servers.
CXL Memory Disaggregation and Tiering: Lessons Learned from Storage
It’s been a year since the announcement that Intel would “Wind Down” its Optane 3D XPoint memories. Has anything risen to take its place? Should it?
- Tom CoughlinCoughlin Associates
SDXI v1.0 is a standard for a memory-to-memory data mover and acceleration interface that is extensible, forward-compatible, and independent of I/O interconnect technology.
CXL, an open industry standard interconnect, addresses the growing high-performance computational workloads to support heterogeneous processing and memory systems with applications in Artificial In
HPC architectures increasingly handle workloads where the working data set cannot be easily partitioned or is too large to fit into node local memory.
- Sharad SinghalHewlett Packard Enterprise
- Clarete CrastaHewlett Packard Enterprise
Delivering high-performance interoperable computational infrastructures is vital to meeting the exponential growth of global data for applications in Artificial Intelligence, Machine Learning, Anal
- Sandeep DattaprasadAstera Labs
- Gerry FanXconn Technologies
- Steve ScargallMemVerge
New technologies and platforms have laid waste to the assumptions of fixed-size, monolithic memory.
- Kin-Yip LiuAdvanced Micro Devices Inc
Modern memory, storage and content delivery systems are built out of myriad components that provide a dizzying set of parameters used to optimize their cost or performance.
SNIA Developer Conference
September 16-18, 2024
SDC 2024 is brought to you by SNIA. SNIA is an industry association committed to its mission of worldwide leadership developing and promoting architectures, standards, education and vendor-neutral collaboration.
